JPS6344991Y2 - - Google Patents
Info
- Publication number
- JPS6344991Y2 JPS6344991Y2 JP3659582U JP3659582U JPS6344991Y2 JP S6344991 Y2 JPS6344991 Y2 JP S6344991Y2 JP 3659582 U JP3659582 U JP 3659582U JP 3659582 U JP3659582 U JP 3659582U JP S6344991 Y2 JPS6344991 Y2 JP S6344991Y2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor element
- solder member
- thin metal
- lead
- solder
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
Landscapes
- Wire Bonding (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3659582U JPS58140636U (ja) | 1982-03-16 | 1982-03-16 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3659582U JPS58140636U (ja) | 1982-03-16 | 1982-03-16 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58140636U JPS58140636U (ja) | 1983-09-21 |
JPS6344991Y2 true JPS6344991Y2 (en]) | 1988-11-22 |
Family
ID=30048019
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3659582U Granted JPS58140636U (ja) | 1982-03-16 | 1982-03-16 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58140636U (en]) |
-
1982
- 1982-03-16 JP JP3659582U patent/JPS58140636U/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS58140636U (ja) | 1983-09-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6911353B2 (en) | Semiconductor device and method of manufacturing same | |
TW200537627A (en) | Semiconductor device and method of manufacturing the semiconductor device | |
JPH11219420A (ja) | Icカードモジュール、icカード及びそれらの製造方法 | |
JP2000243887A (ja) | 半導体装置とその製造方法 | |
JPS61142750A (ja) | 絶縁基板 | |
JPS6344991Y2 (en]) | ||
JP2000243880A (ja) | 半導体装置とその製造方法 | |
JPH0590465A (ja) | 半導体装置 | |
JPS60241241A (ja) | 半導体装置 | |
JP2596542B2 (ja) | リードフレームおよびそれを用いた半導体装置 | |
JPS624860B2 (en]) | ||
JPS6244545Y2 (en]) | ||
JP2830221B2 (ja) | ハイブリッド集積回路のマウント構造 | |
JP2934372B2 (ja) | 面実装型半導体装置の製造方法 | |
JP2000195888A (ja) | 半導体装置 | |
JPS6032769Y2 (ja) | 半導体素子 | |
JPH0214558A (ja) | 半導体集積回路装置 | |
JP2975783B2 (ja) | リードフレームおよび半導体装置 | |
JPH0810207Y2 (ja) | 樹脂封止形半導体装置 | |
JP2002093855A (ja) | 半導体装置 | |
JPS6292354A (ja) | ハイブリツドic | |
JPS6032780Y2 (ja) | 半導体装置 | |
JPH0510362Y2 (en]) | ||
JPS61239651A (ja) | 半導体装置 | |
JPH0585051U (ja) | Icパッケージ |